“Efficient and Composable Masked AES S-Box Designs Using Optimized Inverters”. IACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2025, no. 1, Dec. 2024, pp. 656-83, https://doi.org/10.46586/tches.v2025.i1.656-683.