[1]
“Efficient and Composable Masked AES S-Box Designs Using Optimized Inverters”, TCHES, vol. 2025, no. 1, pp. 656–683, Dec. 2024, doi: 10.46586/tches.v2025.i1.656-683.