“Efficient and Composable Masked AES S-Box Designs Using Optimized Inverters” (2024) IACR Transactions on Cryptographic Hardware and Embedded Systems, 2025(1), pp. 656–683. doi:10.46586/tches.v2025.i1.656-683.