2024. Efficient and Composable Masked AES S-Box Designs Using Optimized Inverters. IACR Transactions on Cryptographic Hardware and Embedded Systems. 2025, 1 (Dec. 2024), 656–683. DOI:https://doi.org/10.46586/tches.v2025.i1.656-683.