

# Efficient Side-Channel Protections of ARX Ciphers

Bernhard Jungk<sup>1</sup>   **Richard Petri**<sup>2</sup>   Marc Stöttinger<sup>3</sup>

<sup>1</sup>Fraunhofer Singapore, Singapore, [bernhard.jungk@fraunhofer.sg](mailto:bernhard.jungk@fraunhofer.sg)


<sup>2</sup>Fraunhofer SIT, Germany, [richard.petri@sit.fraunhofer.de](mailto:richard.petri@sit.fraunhofer.de)

<sup>3</sup>Continental AG, Germany, [marc.stoettinger@continental-corporation.com](mailto:marc.stoettinger@continental-corporation.com)

September 10, 2018


# Protecting ARX Ciphers

- ▶ ARX ciphers (e.g. Threefish, Speck, ChaCha20) rely on modular **A**ddition, **R**otation and **X**OR




# Protecting ARX Ciphers

- ▶ ARX ciphers (e.g. Threefish, Speck, ChaCha20) rely on **modular Addition**, **Rotation** and **XOR**
- ▶ Easily protected against timing side-channels, but all the harder to protect against power/EM side-channels, see e.g.




# Protecting ARX Ciphers

- ▶ ARX ciphers (e.g. Threefish, Speck, ChaCha20) rely on **modular Addition**, **Rotation** and **XOR**
- ▶ Easily protected against timing side-channels, but all the harder to protect against power/EM side-channels, see e.g.
  - ▶ “Butterfly Attack” against modular addition in Skein
  - ▶ “Bricklayer Attack” on ChaCha20




# Protecting ARX Ciphers

- ▶ ARX ciphers (e.g. Threefish, Speck, ChaCha20) rely on **modular Addition**, **Rotation** and **XOR**
- ▶ Easily protected against timing side-channels, but all the harder to protect against power/EM side-channels, see e.g.
  - ▶ “Butterfly Attack” against modular addition in Skein
  - ▶ “Bricklayer Attack” on ChaCha20
- ▶ Early work by Goubin (2001) suggested Boolean and arithmetic masking, with conversion in-between




# Protecting ARX Ciphers

- ▶ ARX ciphers (e.g. Threefish, Speck, ChaCha20) rely on **modular Addition**, **Rotation** and **XOR**
- ▶ Easily protected against timing side-channels, but all the harder to protect against power/EM side-channels, see e.g.
  - ▶ “Butterfly Attack” against modular addition in Skein
  - ▶ “Bricklayer Attack” on ChaCha20
- ▶ Early work by Goubin (2001) suggested Boolean and arithmetic masking, with conversion in-between (Cost:  $\mathcal{O}(k)$ )



# Protecting ARX Ciphers

- ▶ ARX ciphers (e.g. Threefish, Speck, ChaCha20) rely on **modular Addition**, **Rotation** and **XOR**
- ▶ Easily protected against timing side-channels, but all the harder to protect against power/EM side-channels, see e.g.
  - ▶ “Butterfly Attack” against modular addition in Skein
  - ▶ “Bricklayer Attack” on ChaCha20
- ▶ Early work by Goubin (2001) suggested Boolean and arithmetic masking, with conversion in-between (Cost:  $\mathcal{O}(k)$ )
- ▶ Simpler: Apply Boolean masking directly to an Addition algorithm in *software*!



## Our contribution

- ▶ Threshold Implementations (TI) initially only of interest for hardware implementations until recent developments reduced the number of necessary shares



## Our contribution

- ▶ Threshold Implementations (TI) initially only of interest for hardware implementations until recent developments reduced the number of necessary shares
- ▶ We introduce some optimizations for masking additions

## Our contribution

- ▶ Threshold Implementations (TI) initially only of interest for hardware implementations until recent developments reduced the number of necessary shares
- ▶ We introduce some optimizations for masking additions
  - ▶ Introduce masked versions of combined SHIFT-AND(-XOR) gates

## Our contribution

- ▶ Threshold Implementations (TI) initially only of interest for hardware implementations until recent developments reduced the number of necessary shares
- ▶ We introduce some optimizations for masking additions
  - ▶ Introduce masked versions of combined SHIFT-AND(-XOR) gates
  - ▶ Include the “flexible second operand” of ARM platform, performing  $z \leftarrow x(y \lll c)$  in one instruction


## Our contribution

- ▶ Threshold Implementations (TI) initially only of interest for hardware implementations until recent developments reduced the number of necessary shares
- ▶ We introduce some optimizations for masking additions
  - ▶ Introduce masked versions of combined SHIFT-AND(-XOR) gates
  - ▶ Include the “flexible second operand” of ARM platform, performing  $z \leftarrow x(y \lll c)$  in one instruction
  - ▶ Reduce the number of necessary remasking steps, reducing amount of required entropy


## Our contribution

- ▶ Threshold Implementations (TI) initially only of interest for hardware implementations until recent developments reduced the number of necessary shares
- ▶ We introduce some optimizations for masking additions
  - ▶ Introduce masked versions of combined SHIFT-AND(-XOR) gates
  - ▶ Include the “flexible second operand” of ARM platform, performing  $z \leftarrow x(y \lll c)$  in one instruction
  - ▶ Reduce the number of necessary remasking steps, reducing amount of required entropy
- ▶ Not in this presentation: We introduce a simpler algorithm for modular subtraction

# Kogge-Stone Adder (KSA)



# Kogge-Stone Adder (KSA)



## TI AND(-XOR) Gate with 2 shares

$$(z_0 \oplus z_1) \leftarrow (x_0 \oplus x_1) \wedge (y_0 \oplus y_1)$$

$$s_0 \leftarrow x_0 \wedge y_0,$$

$$s_1 \leftarrow x_0 \wedge y_1$$

$$s_2 \leftarrow x_1 \wedge y_0,$$

$$s_3 \leftarrow x_1 \wedge y_1$$

$$z_0 \leftarrow s_0 \oplus s_2,$$

$$z_1 \leftarrow s_1 \oplus s_3$$

- ▶ Direct approach to constructing an AND gate with four output shares, which are registered and recombined



## TI AND(-XOR) Gate with 2 shares

$$(z_0 \oplus z_1) \leftarrow (x_0 \oplus x_1) \wedge (y_0 \oplus y_1)$$

$$s_0 \leftarrow x_0 \wedge y_0,$$

$$s_2 \leftarrow x_1 \wedge y_0,$$

$$t_0 \leftarrow s_0 \oplus m,$$

$$z_0 \leftarrow t_0 \oplus s_2,$$

$$s_1 \leftarrow x_0 \wedge y_1$$

$$s_3 \leftarrow x_1 \wedge y_1$$

$$t_1 \leftarrow s_1 \oplus m$$

$$z_1 \leftarrow t_1 \oplus s_3$$

- ▶ Direct approach to constructing an AND gate with four output shares, which are registered and recombined
- ▶ Output is not uniform, requiring remasking with a guard share  $m$

## TI AND(-XOR) Gate with 2 shares

$$(z_0 \oplus z_1) \leftarrow (x_0 \oplus x_1) \wedge (y_0 \oplus y_1)$$

$$m \leftarrow (x_0 \gg 1) \oplus (u \ll k - 1)$$

$$s_0 \leftarrow x_0 \wedge y_0,$$

$$s_1 \leftarrow x_0 \wedge y_1$$

$$s_2 \leftarrow x_1 \wedge y_0,$$

$$s_3 \leftarrow x_1 \wedge y_1$$

$$t_0 \leftarrow s_0 \oplus m,$$

$$t_1 \leftarrow s_1 \oplus m$$

$$z_0 \leftarrow t_0 \oplus s_2,$$

$$z_1 \leftarrow t_1 \oplus s_3$$

- ▶ Direct approach to constructing an AND gate with four output shares, which are registered and recombined
- ▶ Output is not uniform, requiring remasking with a guard share  $m$
- ▶ Typical software implementation processes  $k$ -shares in parallel  $\rightarrow$  use one uniform input shares as guard share (just need one fresh bit)

## TI AND(-XOR) Gate with 2 shares

$$(z_0 \oplus z_1) \leftarrow (x_0 \oplus x_1) \wedge (y_0 \oplus y_1) \oplus (u_0 \oplus u_1)$$

$$s_0 \leftarrow x_0 \wedge y_0,$$

$$s_1 \leftarrow x_0 \wedge y_1$$

$$s_2 \leftarrow x_1 \wedge y_0,$$

$$s_3 \leftarrow x_1 \wedge y_1$$

$$t_0 \leftarrow s_0 \oplus u_0,$$

$$t_1 \leftarrow s_1 \oplus u_1$$

$$z_0 \leftarrow t_0 \oplus s_2,$$

$$z_1 \leftarrow t_1 \oplus s_3$$

- ▶ Direct approach to constructing an AND gate with four output shares, which are registered and recombined
- ▶ Output is not uniform, requiring remasking with a guard share  $m$
- ▶ Typical software implementation processes  $k$ -shares in parallel  $\rightarrow$  use one uniform input shares as guard share (just need one fresh bit)
- ▶ In the case of  $z \leftarrow (x \wedge y) \oplus u$  no guard share is required

## Combined SHIFT-AND(-XOR) gate

$$m \leftarrow (x_0 \ggg 1) \oplus (u \lll k - 1)$$

$$s_0 \leftarrow x_0 \wedge (x_0 \lll i),$$

$$s_2 \leftarrow x_1 \wedge (x_0 \lll i),$$

$$t_0 \leftarrow s_0 \oplus m,$$

$$z_0 \leftarrow t_0 \oplus s_2,$$

$$s_1 \leftarrow x_0 \wedge (x_1 \lll i)$$

$$s_3 \leftarrow x_1 \wedge (x_1 \lll i)$$

$$t_1 \leftarrow s_1 \oplus m$$

$$z_1 \leftarrow t_1 \oplus s_3$$

- ▶ The KSA heavily uses a combined SHIFT-AND (and SHIFT-AND-XOR) operation which lends itself well to the ARM “flexible second operand”

## Combined SHIFT-AND(-XOR) gate

$$s_0 \leftarrow x_0 \wedge (y_0 \ll i),$$

$$s_2 \leftarrow x_1 \wedge (y_0 \ll i),$$

$$t_0 \leftarrow s_0 \oplus y_0,$$

$$z_0 \leftarrow t_0 \oplus s_2,$$

$$s_1 \leftarrow x_0 \wedge (y_1 \ll i)$$

$$s_3 \leftarrow x_1 \wedge (y_1 \ll i)$$

$$t_1 \leftarrow s_1 \oplus y_1$$

$$z_1 \leftarrow t_1 \oplus s_3$$

- ▶ The KSA heavily uses a combined SHIFT-AND (and SHIFT-AND-XOR) operation which lends itself well to the ARM “flexible second operand”
- ▶ Again, in the case of  $z \leftarrow (x \wedge (y \ll i)) \oplus y$  no guard share is required

## Protected KSA

**Require:**  $x, y \in \mathbb{Z}_{2^k}$ ,  $k > 0$

**Ensure:**  $z = (x + y) \bmod 2^k$

1:  $n \leftarrow \max(\lceil \log_2(k - 1) \rceil, 1)$

2:  $g \leftarrow x \wedge y$

3:  $p \leftarrow x \oplus y$

4: **for**  $i = 1$  to  $n - 1$  **do**

5:    $g \leftarrow (p \wedge (g \ll 2^{i-1})) \oplus g$

6:    $p \leftarrow (p \wedge (p \ll 2^{i-1}))$

7: **end for**

8:  $g \leftarrow (p \wedge (g \ll 2^{n-1})) \oplus g$

9:  $z \leftarrow x \oplus y \oplus 2g$

10: **return**  $z$

## Protected KSA

**Require:**  $x_0, x_1, y_0, y_1 \in \mathbb{Z}_{2^k}$ ,  $k > 0$ ,  $u \in \{0, 1\}$ , with  $x = x_0 \oplus x_1$  and  $y = y_0 \oplus y_1$

**Ensure:**  $z = (x + y) \bmod 2^k$ , with  $z = z_0 \oplus z_1$

```
1:  $n \leftarrow \max(\lceil \log_2(k - 1) \rceil, 1)$ 
2:  $(g_0, g_1) \leftarrow \text{SecAnd}(x_0, x_1, y_0, y_1, u)$  # Shared AND
3:  $(p_0, p_1) \leftarrow \text{SecXor}(x_0, x_1, y_0, y_1)$  # Shared XOR
4:  $u \leftarrow x_0 \bmod 2$  # Update guard share
5: for  $i = 1$  to  $n - 1$  do
6:    $v \leftarrow p_0 \bmod 2$  # Save next guard share
7:    $(g_0, g_1) \leftarrow \text{SecAndShiftXor}(p_0, p_1, g_0, g_1, 2^{i-1})$  # Shared AND-SHIFT-XOR
8:    $(p_0, p_1) \leftarrow \text{SecAndShift}(p_0, p_1, u, 2^{i-1})$  # Shared AND-SHIFT
9:    $u \leftarrow v$  # Update guard share
10: end for
11:  $(g_0, g_1) \leftarrow \text{SecAndShiftXor}(p_0, p_1, g_0, g_1, 2^{n-1})$  # Shared AND-SHIFT-XOR
12:  $(z_0, z_1) \leftarrow (x_0 \oplus y_0 \oplus 2g_0, x_1 \oplus y_1 \oplus 2g_1)$  # Compute final output
13: return  $(z_0, z_1, u)$ 
```

## Protected KSA


**Require:**  $x_0, x_1, y_0, y_1 \in \mathbb{Z}_{2^k}$ ,  $k > 0$ ,  $u \in \{0, 1\}$ , with  $x = x_0 \oplus x_1$  and  $y = y_0 \oplus y_1$

**Ensure:**  $z = (x + y) \bmod 2^k$ , with  $z = z_0 \oplus z_1$

```
1:  $n \leftarrow \max(\lceil \log_2(k-1) \rceil, 1)$ 
2:  $(g_0, g_1) \leftarrow \text{SecAnd}(x_0, x_1, y_0, y_1, u)$  # Shared AND
3:  $(p_0, p_1) \leftarrow \text{SecXor}(x_0, x_1, y_0, y_1)$  # Shared XOR
4:  $u \leftarrow x_0 \bmod 2$  # Update guard share
5: for  $i = 1$  to  $n - 1$  do
6:    $v \leftarrow p_0 \bmod 2$  # Save next guard share
7:    $(g_0, g_1) \leftarrow \text{SecAndShiftXor}(p_0, p_1, g_0, g_1, 2^{i-1})$  # Shared AND-SHIFT-XOR
8:    $(p_0, p_1) \leftarrow \text{SecAndShift}(p_0, p_1, u, 2^{i-1})$  # Shared AND-SHIFT
9:    $u \leftarrow v$  # Update guard share
10: end for
11:  $(g_0, g_1) \leftarrow \text{SecAndShiftXor}(p_0, p_1, g_0, g_1, 2^{n-1})$  # Shared AND-SHIFT-XOR
12:  $(z_0, z_1) \leftarrow (x_0 \oplus y_0 \oplus 2g_0, x_1 \oplus y_1 \oplus 2g_1)$  # Compute final output
13: return  $(z_0, z_1, u)$ 
```



# Protected KSA



## Protected KSA

**Require:**  $x_0, x_1, y_0, y_1 \in \mathbb{Z}_{2^k}$ ,  $k > 0$ ,  $u \in \{0, 1\}$ , with  $x = x_0 \oplus x_1$  and  $y = y_0 \oplus y_1$

**Ensure:**  $z = (x + y) \bmod 2^k$ , with  $z = z_0 \oplus z_1$

```
1:  $n \leftarrow \max(\lceil \log_2(k - 1) \rceil, 1)$ 
2:  $(g_0, g_1) \leftarrow \text{SecAnd}(x_0, x_1, y_0, y_1, u)$  # Shared AND
3:  $(p_0, p_1) \leftarrow \text{SecXor}(x_0, x_1, y_0, y_1)$  # Shared XOR
4:  $u \leftarrow x_0 \bmod 2$  # Update guard share
5: for  $i = 1$  to  $n - 1$  do
6:    $v \leftarrow p_0 \bmod 2$  # Save next guard share
7:    $(g_0, g_1) \leftarrow \text{SecAndShiftXor}(p_0, p_1, g_0, g_1, 2^{i-1})$  # Shared AND-SHIFT-XOR
8:    $(p_0, p_1) \leftarrow \text{SecAndShift}(p_0, p_1, u, 2^{i-1})$  # Shared AND-SHIFT
9:    $u \leftarrow v$  # Update guard share
10: end for
11:  $(g_0, g_1) \leftarrow \text{SecAndShiftXor}(p_0, p_1, g_0, g_1, 2^{n-1})$  # Shared AND-SHIFT-XOR
12:  $(z_0, z_1) \leftarrow (x_0 \oplus y_0 \oplus 2g_0, x_1 \oplus y_1 \oplus 2g_1)$  # Compute final output
13: return  $(z_0, z_1, u)$ 
```

## Further optimization

$$s_0 \leftarrow x_0 \wedge y_0,$$

$$s_2 \leftarrow x_1 \wedge y_0,$$

$$z_0 \leftarrow s_0 \oplus s_1,$$

$$s_1 \leftarrow x_0 \vee \neg y_1$$

$$s_3 \leftarrow x_1 \vee \neg y_1$$

$$z_1 \leftarrow s_2 \oplus s_3$$

- ▶ Biryukov et al. (2017) introduced a further optimized secure AND gate (SecAndOpt/SecAndShiftOpt) which can be combined with our approach

## Comparison of masked operations

	SecXor	SecShift	SecAnd	SecAndShift / -Opt	SecAndShiftXor
Generic [Coron et al.]	2	4	8	8 + 2	8 + 4 + 2
ARM [Coron et al.]	2	4	8	8 + 2	8 + 4 + 2
Generic [Biryukov et al.]	2	2	7	7 + 2	7 + 2 + 2
ARM [Biryukov et al.]	2	2	6	6 + 2	6 + 2 + 2
Generic [new]	2	-	8	10 / 9	10
ARM [new]	2	-	8	8 / 6	8

- ▶ Combined AND-SHIFT operations save most of the instructions

## Comparison of masked operations

	SecXor	SecShift	SecAnd	SecAndShift / -Opt	SecAndShiftXor
Generic [Coron et al.]	2	4	8	8 + 2	8 + 4 + 2
ARM [Coron et al.]	2	4	8	8 + 2	8 + 4 + 2
Generic [Biryukov et al.]	2	2	7	7 + 2	7 + 2 + 2
ARM [Biryukov et al.]	2	2	6	6 + 2	6 + 2 + 2
Generic [new]	2	-	8	10 / 9	10
ARM [new]	2	-	8	8 / 6	8


- ▶ Combined AND-SHIFT operations save most of the instructions
- ▶ Especially when combined with optimizations proposed by Biryukov et al.

## Comparison of masked operations

	SecXor	SecShift	SecAnd	SecAndShift / -Opt	SecAndShiftXor
Generic [Coron et al.]	2	4	8	8 + 2	8 + 4 + 2
ARM [Coron et al.]	2	4	8	8 + 2	8 + 4 + 2
Generic [Biryukov et al.]	2	2	7	7 + 2	7 + 2 + 2
ARM [Biryukov et al.]	2	2	6	6 + 2	6 + 2 + 2
Generic [new]	2	-	8	10 / 9	10
ARM [new]	2	-	8	8 / 6	8


- ▶ Combined AND-SHIFT operations save most of the instructions
- ▶ Especially when combined with optimizations proposed by Biryukov et al.
- ▶ Generation of refresh mask takes only 3 instructions

## Comparison of masked 32-bit modular addition



- ▶ ARM implementation improved by 31% when combined with approach by Biryukov et al.


## Comparison of masked 32-bit modular addition



- ▶ ARM implementation improved by 31% when combined with approach by Biryukov et al.
- ▶ Significantly improved subtraction instruction counts




## Comparison of masked 32-bit modular addition



- ▶ ARM implementation improved by 31% when combined with approach by Biryukov et al.
- ▶ Significantly improved subtraction instruction counts
- ▶ Needs one random bit, outputs one random bit


## Application to ChaCha20 cipher

- ▶ We implemented an unprotected reference and two protected variants




## Application to ChaCha20 cipher

- ▶ We implemented an unprotected reference and two protected variants
- ▶ Masked addition is the driving factor




## Application to ChaCha20 cipher

- ▶ We implemented an unprotected reference and two protected variants
- ▶ Masked addition is the driving factor
- ▶ Note: cycle-counts not entirely comparable due to possible differences in memory architecture



## Simulation

- ▶ ChaCha implementation was simulated with Micro-Architectural Power Simulator (MAPS)<sup>1</sup>
- ▶ Simulator was extended by 11 instructions
- ▶ Hamming distance is sampled for each register assignment
- ▶ *t*-Test with a fixed vs. random setup and  $10^5$  noise free traces
- ▶ Noise amplification methods like shuffling should still be used




<sup>1</sup><https://github.com/cryptolu/maps>

Thank you for listening

## Chacha Shuffling (Backup Slide)

- ▶ In the case of ChaCha, shuffling can be used to amplify the noise
- ▶ ChaCha State consists of 4 columns which are processed independently (within a round)
- ▶ Instead of processing columns sequentially, one can jump between columns
- ▶  $\frac{(4 \cdot 12)!}{(12!)^4} \approx 2^{88}$  Permutations
- ▶ Noise can be further amplified by splitting the masked addition into several operations



## Chacha Shuffling (Backup Slide)

- ▶ In the case of ChaCha, shuffling can be used to amplify the noise
- ▶ ChaCha State consists of 4 columns which are processed independently (within a round)
- ▶ Instead of processing columns sequentially, one can jump between columns
- ▶  $\frac{(4 \cdot 12)!}{(12!)^4} \approx 2^{88}$  Permutations
- ▶ Noise can be further amplified by splitting the masked addition into several operations

